Add support for multiple single elements vld1 instructions

[icymanred]

This pr adds support for the multiple single elements variant of the vld1 instruction.
A new struct DoubleWordRegisterList is added to represent register lists and a function ReadRegisterList to read it is added.
A utility function GetDataTypeSize is also added to return the size of a instruction datatype in bits.
A visual comparison of llil before and after.

Before

# After

[CLAassistant]

All committers have signed the CLA.

[Copilot]

Pull Request Overview

This PR adds support for the multiple single elements variant of the VLD1 instruction in ARMv7 architecture. The changes include utility functions for handling register lists and data type size calculations, along with the implementation of VLD1 instruction lifting to LLIL.

Key changes:

• Added GetDataTypeSize function to convert data type enums to bit sizes
• Added ReadRegisterList function to parse register list operands using platform-specific intrinsics
• Implemented VLD1 instruction handling with proper register list iteration and memory load operations

Reviewed Changes

Copilot reviewed 2 out of 2 changed files in this pull request and generated 3 comments.

File	Description
arch/armv7/il.cpp	Added utility functions and VLD1 instruction implementation with register list handling and memory operations
arch/armv7/armv7_disasm/armv7.h	Added DoubleWordRegisterList struct definition and formatting cleanup for ieee754_double union

---

💡 Add Copilot custom instructions for smarter, more guided reviews. Learn how to get started.

[Copilot]

Pull Request Overview

Copilot reviewed 2 out of 2 changed files in this pull request and generated 6 comments.

---

💡 Add Copilot custom instructions for smarter, more guided reviews. Learn how to get started.